aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMatt Turner <mattst88@gmail.com>2012-03-17 14:33:23 -0400
committerMatt Turner <mattst88@gmail.com>2012-03-17 14:33:23 -0400
commit6c6e30515a0a595a50349ac418e88048db91f845 (patch)
treed3162c554267185354eccd15054abbb96b29d993
parentmips.py: add -mplt to non-n64 CFLAGS (diff)
downloadcatalyst-6c6e30515a0a595a50349ac418e88048db91f845.tar.gz
catalyst-6c6e30515a0a595a50349ac418e88048db91f845.tar.bz2
catalyst-6c6e30515a0a595a50349ac418e88048db91f845.zip
mips.py: add loongson2{e,f} n64 and multilib classes
-rw-r--r--modules/catalyst/arch/mips.py28
1 files changed, 28 insertions, 0 deletions
diff --git a/modules/catalyst/arch/mips.py b/modules/catalyst/arch/mips.py
index cf51ea3..aee97bb 100644
--- a/modules/catalyst/arch/mips.py
+++ b/modules/catalyst/arch/mips.py
@@ -249,6 +249,18 @@ class arch_loongson2e_n32(generic_mips64el):
generic_mips64el.__init__(self,myspec)
self.settings["CFLAGS"]="-O2 -march=loongson2e -mabi=n32 -mplt -pipe"
+class arch_loongson2e_n64(generic_mips64el):
+ "Builder class for Loongson 2E [Little-endian N64]"
+ def __init__(self,myspec):
+ generic_mips64el.__init__(self,myspec)
+ self.settings["CFLAGS"]="-O2 -march=loongson2e -mabi=64 -pipe"
+
+class arch_loongson2e_multilib(generic_mips64el):
+ "Builder class for Loongson 2E [Little-endian multilib]"
+ def __init__(self,myspec):
+ generic_mips64el.__init__(self,myspec)
+ self.settings["CFLAGS"]="-O2 -march=loongson2e -mplt -pipe"
+
class arch_loongson2f(generic_mipsel):
"Builder class for Loongson 2F [Little-endian]"
def __init__(self,myspec):
@@ -261,6 +273,18 @@ class arch_loongson2f_n32(generic_mips64el):
generic_mips64el.__init__(self,myspec)
self.settings["CFLAGS"]="-O3 -march=loongson2f -mabi=n32 -mplt -Wa,-mfix-loongson2f-nop -pipe"
+class arch_loongson2f_n64(generic_mips64el):
+ "Builder class for Loongson 2F [Little-endian N64]"
+ def __init__(self,myspec):
+ generic_mips64el.__init__(self,myspec)
+ self.settings["CFLAGS"]="-O3 -march=loongson2f -mabi=64 -Wa,-mfix-loongson2f-nop -pipe"
+
+class arch_loongson2f_multilib(generic_mips64el):
+ "Builder class for Loongson 2F [Little-endian multilib]"
+ def __init__(self,myspec):
+ generic_mips64el.__init__(self,myspec)
+ self.settings["CFLAGS"]="-O3 -march=loongson2f -mplt -Wa,-mfix-loongson2f-nop -pipe"
+
class arch_mipsel4(generic_mipsel):
"Builder class for MIPS IV [Little-endian]"
def __init__(self,myspec):
@@ -400,8 +424,12 @@ _subarch_map = {
"mips64r2el_multilib" : arch_mips64r2el_multilib,
"loongson2e" : arch_loongson2e,
"loongson2e_n32" : arch_loongson2e_n32,
+ "loongson2e_n64" : arch_loongson2e_n64,
+ "loongson2e_multilib" : arch_loongson2e_multilib,
"loongson2f" : arch_loongson2f,
"loongson2f_n32" : arch_loongson2f_n32,
+ "loongson2f_n64" : arch_loongson2f_n64,
+ "loongson2f_multilib" : arch_loongson2f_multilib,
}
_machine_map = ("mips","mips64")