aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
...
* target-alpha: fix locked loads/storesaurel322008-11-072-13/+22
* target-alpha: Fix ret instructionaurel322008-11-061-2/+2
* target-alpha: use the new TCG logical operationsaurel322008-10-211-18/+6
* target-alpha: update STATUSaurel322008-10-011-8/+3
* target-alpha: convert palcode ops to TCGaurel322008-09-308-534/+349
* target-alpha: convert locked load/store to TCGaurel322008-09-301-40/+52
* target-alpha: misc fixesaurel322008-09-293-63/+41
* target-alpha: convert FP ops to TCGaurel322008-09-2911-1482/+786
* target-alpha: factorize load/store codeaurel322008-09-291-134/+65
* Suppress gcc 4.x -Wpointer-sign (included in -Wall) warningsblueswir12008-09-201-1/+1
* target-alpha: switch most load/store ops to TCGaurel322008-09-182-27/+128
* target-alpha: convert remaining arith3 functions to TCGaurel322008-09-187-146/+87
* target-alpha: fix one more literal sign issueaurel322008-09-181-1/+1
* target-alpha: instruction decoding simplificationaurel322008-09-181-234/+134
* target-alpha: convert cmp* instructions to TCGaurel322008-09-182-50/+37
* alpha: fix a missing literal sign issueaurel322008-09-181-4/+4
* target-alpha: switch a few helpers to TCGaurel322008-09-186-67/+41
* target-alpha: convert byte manipulation instructions to TCGaurel322008-09-175-266/+167
* alpha: convert cmov and bcond to TCGaurel322008-09-173-115/+69
* target-alpha: small optimizationsaurel322008-09-161-2/+2
* target-alpha: fix TCG register namesaurel322008-09-161-2/+2
* target-alpha: convert some arith3 instructions to TCGaurel322008-09-162-173/+408
* target-alpha: convert arith2 instructions to TCGaurel322008-09-165-76/+64
* alpha: fix helper.haurel322008-09-141-5/+0
* alpha: fix lit signaurel322008-09-141-3/+3
* Fix warnings that would be caused by gcc flag -Wwrite-stringsblueswir12008-09-141-1/+1
* fix alpha cmovxx instructionaurel322008-09-051-5/+5
* alpha: add target-alpha/helper.h (missing from commit r5150)aurel322008-09-041-0/+10
* alpha: convert a few more instructions to TCGaurel322008-09-042-90/+28
* alpha: directly access ir registersaurel322008-09-042-326/+145
* convert of few alpha insn to TCGaurel322008-09-042-57/+62
* Fix call_pal() prototype for alpha system emulationaurel322008-09-021-0/+4
* Fix some warnings that would be generated by gcc -Wredundant-declsblueswir12008-08-301-2/+0
* Fix warnings that would be generated by gcc -Wstrict-prototypesblueswir12008-08-171-1/+1
* Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths2008-07-181-9/+7
* Move interrupt_request and user_mode_only to common cpu state.pbrook2008-07-011-2/+0
* Add missing static qualifiers.pbrook2008-06-291-2/+2
* Add instruction counter.pbrook2008-06-292-1/+34
* Fix typo.pbrook2008-05-301-1/+1
* Move clone() register setup to target specific code. Handle fork-like clone.pbrook2008-05-301-0/+9
* Push common interrupt variables to cpu-defs.h (Glauber Costa)bellard2008-05-291-2/+0
* moved halted field to CPU_COMMONbellard2008-05-281-1/+0
* Fix off-by-one unwinding error.pbrook2008-05-251-6/+0
* Factorize code in translate.caurel322008-04-281-0/+5
* Remove osdep.c/qemu-img code duplicationaurel322008-04-111-0/+1
* use the TCG code generatorbellard2008-02-012-33/+2
* Fix Sparc host compile problem reported by Shaddy Baddahblueswir12007-12-013-0/+31
* reduce verbositybellard2007-11-121-1/+1
* fixed invalid typebellard2007-11-111-2/+2
* added cpu_model parameter to cpu_init()bellard2007-11-102-2/+3