blob: a7640a53dd452283eb38c395059848973dcf1a15 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
BDEPEND=dev-util/gperf sys-devel/bison sys-devel/flex >=app-portage/elt-patches-20170815 || ( >=sys-devel/automake-1.16.2-r1:1.16 ) >=sys-devel/autoconf-2.69 >=sys-devel/libtool-2.4
DEFINED_PHASES=install prepare
DEPEND=sys-libs/readline:= sys-libs/zlib
DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=7
HOMEPAGE=http://iverilog.icarus.com https://github.com/steveicarus/iverilog
INHERIT=autotools
KEYWORDS=~alpha amd64 ~arm ~arm64 ~hppa ~ia64 ~m68k ~mips ppc ~ppc64 ~riscv ~s390 sparc x86
LICENSE=LGPL-2.1
RDEPEND=sys-libs/readline:= sys-libs/zlib
SLOT=0
SRC_URI=https://github.com/steveicarus/iverilog/archive/v11_0.tar.gz -> iverilog-11.0.tar.gz
_eclasses_=toolchain-funcs 24921b57d6561d87cbef4916a296ada4 multilib d410501a125f99ffb560b0c523cd3d1e libtool f143db5a74ccd9ca28c1234deffede96 autotools 6ff8412ccf96444868b310b0a28973ba
_md5_=22ebea2584525b105aed0e5eafd4cf1a
|
GitWeb
